Pre-calculated duty cycle control implemented in FPGA for power factor correction
Entity
UAM. Departamento de Tecnología Electrónica y de las ComunicacionesPublisher
Institute of Electrical and Electronics EngineersDate
2009Citation
10.1109/IECON.2009.5415383
35th Annual Conference of IEEE Industrial Electronics, IECON 2009, EEE, 2009, 2955-2960
ISSN
1553-572XISBN
978-1-4244-4650-6 (online); 978-1-4244-4648-3 (print)DOI
10.1109/IECON.2009.5415383Editor's Version
http://dx.doi.org/10.1109/IECON.2009.5415383Subjects
Boost converter; Digital control; Field programmable gate array; Power factor correction; Switched mode power supply; Informática; TelecomunicacionesNote
Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. A. García Ávila Fernández, Á de Castro, Ó. Muñoz García, and F. J. Azcondo, "Pre-calculated duty cycle control implemented in FPGA for power factor correction", 35th Annual Conference of IEEE Industrial Electronics, 2009. IECON '09, Porto (Portugal), 2009, pp. 2955 - 2960Rights
© 2009 IEEEAbstract
A power factor correction (PFC) technique based on pre-calculated duty cycle values is presented in this paper. In this method the duty ratios for half a line period are calculated in advance and stored in a memory. By synchronizing the memory with the line, near unity power factors can be achieved in a specific operating point. The main advantage of this technique is that neither current measurement nor current loop are needed. To obtain stable output voltages a voltage loop is included. A boost converter prototype controlled by an FPGA evaluation board has been implemented in order to verify the functionality of the proposed method. Both the simulation and experimental results show that near unity power factor can be achieved with this PFC strategy.
Files in this item
Google Scholar:García Ávila Fernández, Alejandro
-
Castro, Ángel de
-
Muñoz García, Óscar
-
Azcondo, Francisco Javier
This item appears in the following Collection(s)
Related items
Showing items related by title, author, creator and subject.
-
Power factor correction without current sensor based on digital current rebuilding
Azcondo, Francisco Javier; Castro, Ángel de; López, Víctor Manuel; Muñoz García, Óscar
2010-06-09 -
Universal digital controller for boost CCM power factor correction stages based on current rebuilding concept
López-Martín, Víctor M.; Azcondo, Francisco Javier; Castro, Ángel de; Zane, Regan A.
2014