

Article

# Analysis of Resolution in Feedback Signals for Hardware-in-the-Loop Models of Power Converters

María Sofía Martínez-García \* , Angel de Castro , Alberto Sanchez  and Javier Garrido 

HCTLab Research Group, Autonomous University of Madrid, 28049 Madrid, Spain; angel.decastro@uam.es (A.d.C.); alberto.sanchezgonzalez@uam.es (A.S.); javier.garrido@uam.es (J.G.)

\* Correspondence: sofia.martinez@uam.es; Tel.: +34-914-972-265

Received: 31 October 2019; Accepted: 7 December 2019; Published: 12 December 2019



**Abstract:** One of the main techniques for debugging power converters is hardware-in-the-loop (HIL), which is used for real-time emulation. Field programmable gate arrays (FPGA) are the most common design platforms due to their acceleration capability. In this case, the widths of the signals have to be carefully chosen to optimize the area and speed. For this purpose, fixed-point arithmetic is one of the best options because although the design time is high, it allows the personalization of the number of bits in every signal. The representation of state variables in power converters has been previously studied, however other signals, such as feedback signals, can also have a big influence because they transmit the value of one state variable to the rest, and vice versa. This paper presents an analysis of the number of bits in the feedback signals of a boost converter, but the conclusions can be extended to other power converters. The purpose of this work is to study how many bits are necessary in order to avoid the loss of information, but also without wasting bits. Errors of the state variables are obtained with different sizes of feedback signals. These show that the errors in each state variable have similar patterns. When the number of bits increases, the error decreases down to a certain number of bits, where an almost constant error appears. However, when the bits decrease, the error increases linearly. Furthermore, the results show that there is a direct relation between the number of bits in feedback signals and the inputs of the converter in the global error. Finally, a design criterion is given to choose the optimum width for each feedback signal, without wasting bits.

**Keywords:** hardware-in-the-loop; resolution; fixed-point; feedback; state variables

## 1. Introduction

Nowadays, there is no doubt that tests and debugging are crucial in electronics. These tests avoid damage to the hardware and allow engineers to know the behavior of the converter before including it in the real system. In recent years, due to the increase of digital controllers, a final system usually contains both digital and analog signals. In order to be able to work with these, different debugging techniques have emerged [1–3]. One of the most important is hardware-in-the-loop (HIL), which allows debugging part of the system, such as the power converters, accurately emulating the behavior of the final real system and saving time, money, and effort during the design process [4–10]. Recently, given the progress in digital electronics, the maximum switching frequencies that can be emulated in HIL have increased from tens to hundreds of kilohertz. The hardware platforms that can reach these real-time emulations are the field programmable gate arrays (FPGAs) [11–13]. As such, in the last years the use of FPGAs with HIL models has increased [14–19].

In these real-time emulations of FPGAs, special attention must be paid to the occupied area and the integration step. To reach high switching frequency, a very small integration step is needed, however resolution problems can appear. Therefore, for both resolution issues and the final area in our design, the number representation in the signals plays a very important role. As has been previously

studied by Sanchez et al. [20], the fixed-point method is the perfect number representation method to optimize the integration step and area, due to the possibility of adjusting the number of bits for every signal, although this implies a higher time design than in the floating-point method [18,21,22]. Sanchez et al. made a comparison among different representation methods, namely float-type and fixed-point methods, implementing a HIL model for a digital converter. They concluded that float can be synthesized, but this requires many resources. However, the fixed-point method is proposed as an alternative to this problem, because although it has the disadvantage of high design effort owing to the model being hand-coded, it also has an advantage in that every signal can be personalized regarding the number of bits, providing the minimum necessary number of bits without wasting them. Goñi et al. [23] studied two methods to determine the number of bits of state variables in models of power converters and also in fixed-point simulated and analytical representation. However, the width of the other variables was not addressed. A similar analytical approach is used in this work for feedback signals. To our knowledge, no previous work has studied the influence of the number of bits of these signals, which play an important role in a power converter because it is a loop system and each signal influences the others. These signals transmit the value of one state variable to the rest of the system, which is required for the system to calculate the new value of the other state variables. This paper proposes to find out the minimum necessary number of bits for use in the feedback signals, the knowledge of which would increase the necessary resources for implementation. The information will be maintained to calculate a new and accurate value of the state variable in the next clock cycle.

The rest of the paper is organized as follows. Section 2 presents the application example. Section 3 presents the resolution issues, such as QX.Y notation and methods for estimation of the number of bits in the signals for implementation. Section 4 presents the results. Finally, Section 5 discusses the results and proposes a final design method, while conclusions are given in Section 6.

## 2. Application Example

For the purpose of this paper, an application example is used, specifically a boost converter, to explain every process in detail. The topology of the boost converter is shown in Figure 1. For the sake of clarity, the proposed model is the simplest one and does not contain losses, but similar conclusions could be drawn for other topologies. The model needs to calculate the state variables, namely the capacitor voltage ( $v_{out}$ ) and the inductor current ( $i_L$ ) in every time step considering the state of the switch.




Figure 1. Schematic of a boost converter.

The inductor voltage is defined by Equation (1)

$$v_L = L \frac{di_L}{dt} \quad (1)$$

From Equation (1), the inductor current for each time step  $k$ , using the explicit Euler method, is defined as:

$$i_L(k) = i_L(k-1) + \frac{\Delta t}{L} \cdot v_L(k-1) \quad (2)$$

Similarly, the capacitor current is defined by Equation (3)

$$i_C = C \frac{dv_{out}}{dt} \quad (3)$$

where, the output voltage for each time step  $k$  is

$$v_{out}(k) = v_{out}(k-1) + \frac{\Delta t}{C} \cdot i_C(k-1) \quad (4)$$

where  $\Delta t$  is the simulation time step,  $L$  is the inductance, and  $C$  the capacitance. Considering the state of the switch (named  $Q$ ), the values of the inductor voltage ( $v_L$ ) or capacitor current ( $i_C$ ) change. When the switch is closed ( $Q = 1$ ), the diode does not conduct. On the one hand, the inductor current flows through the switch, while on the other hand the capacitor discharges through the load resistor. When the switch is open ( $Q = 0$ ) and the input current is positive, the diode conducts. This mode is known as continuous conduction mode (CCM). When the input current is zero and the diode does not conduct, the discontinuous conduction mode (DCM) appears. Thus, there are three possibilities: closed switch ( $Q = 1$ ), open switch ( $Q = 0$ ) in CCM when  $i_L > 0$ , and open switch in DCM when  $i_L = 0$ , which are defined in Equations (5), (6), and (7), respectively,

$$Q = 1$$

$$i_L(k) = i_L(k-1) + \frac{\Delta t}{L} \cdot v_g(k-1)v_{out}(k) = v_{out}(k-1) - \frac{\Delta t}{C} \cdot i_R(k-1) \quad (5)$$

$$Q = 0 \text{ and } i_L > 0$$

$$i_L(k) = i_L(k-1) + \frac{\Delta t}{L} \cdot (v_g(k-1) - v_{out}(k-1))v_{out}(k) = v_{out}(k-1) + \frac{\Delta t}{C} \cdot (i_L(k-1) - i_R(k-1)) \quad (6)$$

$$Q = 0 \text{ and } i_L = 0$$

$$i_L(k) = 0v_{out}(k) = v_{out}(k-1) - \frac{\Delta t}{C} \cdot i_R(k-1) \quad (7)$$

where  $v_g$  is the input voltage and  $i_R$  is the output current. The selected parameters of the boost converter used for experimental results are shown in Table 1.

**Table 1.** Boost converter parameters.

Parameter	Value
$f_{sw}$	100 kHz
$L$	1 mH
$C$	100 $\mu$ F
$P$	300 W
$v_{out}$	400 V
$v_g$	200 V

### 3. Resolution Issues and Implementation

This section describes the methods and rules that are applied to calculate the number of bits in the signals of our application example boost power converter.

The number of bits in the signals in HIL models of power converters is hugely important in real-time simulations in FPGAs. The clock frequency and the final area occupied in the FPGA are key factors in this kind of simulation. Although there are not many studies on the resolution of signals in HIL models of power converters, Goñi et al. [23] proposed two methods to determine the resolution of state variables in models of power converters: an analytical approach and an approach based on simulations. Both methods lead to almost identical results, so the analytical approach is recommended due to its greatly reduced burden.

In the analytical approach, the width required for a state variable is determined by the maximum magnitude that can be stored in it ( $x$ ) and its resolution ( $\Delta x$ ). For state variables of power converters, which are the voltages in every capacitor and the currents in every inductor, it should be considered that the resolution for these signals is determined by their incremental values, which are added in every time step (see Equations (2) and (4)). Therefore, the width is determined by both the maximum and the incremental values. To be able to simultaneously represent both  $x$  and  $\Delta x$ , the minimum number of bits would be:

$$\text{min.width} = \left\lceil \log_2 \frac{x}{\Delta x} \right\rceil \quad (8)$$

However,  $\Delta x$  is only represented in Equation (8) by one bit, which is not enough to distinguish between its different values. For instance, with  $x = 5$  and  $\Delta x = 0.25$ , the width is 5 bits—three representing  $x$  and two representing  $\Delta x$ . With this number of bits, in the fractional parts, only multiples of  $\Delta x$  can be represented, namely 0.25, 0.5, or 0.75. Then, as it has been previously shown in [23] for the state variables, to be able to have enough resolution to store incremental values with higher accuracy, extra bits, named as  $n$ , are added to the signal width:

$$\text{width} = \left\lceil \log_2 \frac{x}{\Delta x} \right\rceil + n \quad (9)$$

Goñi et al. proposed that  $x$  should be the maximum value allowed in the simulation during transients, whereas  $\Delta x$  is the minimum reasonable incremental value of the state variable excluding zero. For the value of  $n$ , they proposed that with a value around 8, the resolution obtained for the incremental values is enough. Following this approach, the number of bits for the state variables  $i_L$  and  $v_{Out}$  are obtained, as will be shown later.

Another important issue is the type of representation. In this paper, the fixed-point method with QX.Y notation has been chosen. With this notation, the number of bits for the integer part is named X, whereas the number of bits for the fractional part is named Y. Also, an extra bit denotes the sign using a complementary notation for 2. For instance, a Q5.2 signal has 1 + 5 + 2 bits. So, to represent 1.75 with this format, “00001” is used for X, with an inherent sign in the complementary notation of 2, while “11” is represented by Y, so finally the value is “0000111”. When the widths of the state variables are calculated with Equation (9), X has the number of bits needed to represent the maximum of the signal, and the rest are assigned to the fractional part Y. In other signals in the application, their widths depend on their associated hardware; therefore, they also depend on their equations. Rules of addition, subtraction, and multiplication with the fixed-point method are applied in order to retain information. To avoid overflow, in the addition and subtraction, the maximum of the integer parts of both operands ( $X_1$  and  $X_2$ ) is chosen by adding an extra bit. In the case of multiplication, the total number of bits of the integer part is the addition of the integer parts of both operands and an extra bit ( $X_1 + X_2 + 1$ ). To avoid loss of resolution, the addition and subtraction requires the maximum of the fractional parts in the operands ( $Y_1$  and  $Y_2$ ), and in the case of multiplication requires the addition of both parts ( $Y_1 + Y_2$ ).

$$(QX_1.Y_1) \pm (QX_2.Y_2) \rightarrow Q(\max(X_1, X_2) + 1).\max(Y_1, Y_2) \quad (10)$$

$$(QX_1.Y_1) \cdot (QX_2.Y_2) \rightarrow Q(X_1 + X_2 + 1).(Y_1 + Y_2) \quad (11)$$

For the implementation, the number of bits for every signal in the boost converter should be selected. Firstly, the signals, which are shown in Figure 2, have to be classified. The state variables ( $i_L$  and  $v_{out}$ ), constants ( $dtL$  and  $dtC$ ), inputs ( $v_g$  and  $i_r$ ), outputs ( $i_{in}$  and  $v_{outExt}$ ), and feedback signals ( $v_{outFeedback}$  and  $i_{LFeedback}$ ) are shown in red.




Figure 2. Hardware-in-the-loop (HIL) model of the boost-implemented circuit.

The state variables acquire their values from the addition of themselves and their incremental values, as is observed in Equations (2) and (4). As these variables are accumulative, the number of bits for their width, applying the rule of addition in the QX.Y notation (Equation (10)), would increase indefinitely. To avoid this, the width is limited to the value recommended by Goñi et al. in the analytical approach, shown in Equation (9). The maximum value during the transient phase for the output voltage,  $v_{out}$ , is 792.7 V in the worst case simulation, whereas its increment is 20  $\mu$ V. As such, the recommended width when applying Equation (9) is  $26 + n$  (i.e., 34), but with the sign bit the total number of bits is 35. For the integer part (X), at least 10 bits are needed, with which the fractional part (Y) would be 24. Although 10 bits are enough for this specific maximum, to cover other possible critical maximums in other simulations, an extra bit is added to the integer part. Thus, the final format is Q(10 + 1).(24), that is Q11.24, with a total of 36 bits. For the current inductor,  $i_L$ , the maximum is 127.3 A and its incremental value is 1.991 mA. Therefore, the recommended width would be  $16 + n$  bits (i.e., 24), but the sign is added the numbers of bit would be 25. As 7 bits are needed for the integer part (X), then the fractional part (Y) would be 17 bits. Although 7 bits is enough for the integer part, one extra is added to avoid overflow situations. Thus, the final format is Q(7 + 1).17, that is, Q8.17, with a total width of 26 bits.

Constants have a single value, so their range is the minimum. Therefore, it was decided that 10 bits are enough to represent them. Regarding the inputs and outputs, the width is imposed by external restrictions, such as analog–digital (ADC or DAC) converters [24], so it was decided that the width would be 13 bits (12 + sign bit). The number of bits of their integer parts is calculated based on their maximums, using the rest for the fractional part.

Now that the widths of most of the signals in our application example have been explained, we can focus on how many bits are useful in the feedback signals,  $v_{outFeedback}$  and  $i_LFeedback$ , without losing important information and avoiding wasting bits. This is the main contribution of the paper. These signals have the same information as the state variables. The only difference is that they do not need to accurately store the small increments,  $\Delta x$ , which are already stored in the state variables themselves. The information that they have to transmit to the rest of the model is the present value of the state variable, so it can be used to calculate the increment of the other state variable.

It is without doubt that the number of integer bits of the feedback signals has to be the same as their homonymous state variables because their ranges (maximum values) are exactly the same. However, there is doubt over the number of fractional bits. It must be taken into account that the feedback signals are used in addition or subtraction with the inputs (see Figure 2). For instance,  $v_{outFeedback}$  is subtracted from  $v_g$  in order to calculate the next increment in the inductor current. The same is true when  $i_LFeedback$  and  $i_r$  are used to calculate the next increment in the output voltage. Therefore, there doubt over whether using more bits in the feedback signals than in their associated inputs is useful or not, and to which extent. This doubt will be solved in the Results section by studying the condition in the width of the feedback signals that should be reached; that is, whether reaching the condition  $Y$  (feedback) >  $Y$  (input) is enough, if  $X$  (feedback) +  $Y$  (feedback) >  $X$  (input) +  $Y$  (input) is the real need, or if some other condition must be reached.

It is important to note that the model is a loop in which any signal has influence on both state variables. For instance,  $v_{outFeedback}$  is used to calculate the next value of  $i_L$ , and  $i_LFeedback$  is then used to calculate the next value of  $v_{out}$ , closing the loop. As a consequence, the signal with the highest error is finally responsible for the error of the circuit. Therefore, the following experiment is performed. All the variables are increased in 24 fractional bits, except for one input, which is maintained at 13 bits, along with its associated feedback signal. In this last signal, the fractional bits,  $Y$ , are removed to study the relation between the overall error and  $Y$ . The removal is done by decreasing  $Y$  until the error is near 100%.

#### 4. Results

In order to carry out these experiments, this section presents different simulations. All of them are in an open loop from the point of view of the controller. To be more precise, they use a constant duty cycle. The reason is that a controller would tend to compensate for the errors of the model by trying to reach the same final value, so the error values would be artificially modified.

The results will be presented as the error obtained for each value of  $Y$  in either feedback signal ( $v_{outFeedback}$  or  $i_LFeedback$ ). The error is calculated from a reference or golden model, which should ideally be exactly the same as the fixed-point model but with infinite resolution. This is modelled through the implementation of the same model using the real VHDL Hardware Description Language (VHDL) data type, which is a floating point containing 64 bits. Then, the difference between the fixed-point model with each value of  $Y$  and the real model is represented through the mean average error (MAE) divided by the typical values, which are 0.75 A and 400 V for  $i_L$  and  $v_{out}$ , respectively.

The first set of simulations are carried out starting with initial conditions  $v_{out} = 400$  V and  $i_L = 0$  A. The waveforms of the inputs and feedback signals are shown in Figure 3. Here,  $i_R$  has the same kind of waveform as  $v_{out}$  because a resistive load is simulated. Regarding  $v_g$ , which is an independent input, as this application example is a DC–DC conversion, it could be a constant. However, if it was constant, it would be difficult to study the necessary number of bits in its associated feedback signal ( $v_{outFeedback}$ ), as will be explained later. That is why white noise is superimposed to the average value of 200 V, as shown in Figure 3.





Figure 3. Inputs and feedback signal waveforms with initial conditions  $v_{out} = 400$  V and  $i_L = 0$ .

Analyzing Figure 3, the number of bits that change in each signal can be extracted. For instance,  $v_{out}$  changes between approximately 397 and 403 V. Its maximum variation is 6 V, so a total of  $\log_2(6)$  bits, rounded up to 3, are changed. Then, the number of integer bits that really change in  $v_{out}$  is 3, which will be noted as  $X_{mov}(v_{out}) = 3$ . However, the total number of changing bits in  $v_{out}$  is  $X_{mov} +$

$Y = 3 + Y$ , since all the fractional bits will also change. Using the same reasoning, for  $v_g$  (represented with Q9.3 bits) with a variation of 5 V,  $X_{mov}(v_g) = 3$ , but its total moving bits are  $X_{mov} + Y = 3 + 3 = 6$  in  $v_g$ . For  $i_R$ , that is Q2.10 bits, a variation of 0.01125 A is obtained, so  $X_{mov} + Y = (-6) + 10 = 4$  bits are changing, and finally for the  $i_{LFeedback}$  that varies 3 A, the changing bits are  $X_{mov} + Y = 2 + Y$ .


As previously explained, the first experiment checks the error when all the signals have 24 bits more than those theoretically necessary (as shown in Figure 2), except  $v_g$  and  $v_{outFeedback}$ . Here,  $v_g$  is set to Q9.3, while  $v_{outFeedback}$  is Q11.Y with variable Y. Therefore, these two signals should be the main ones responsible for the error. The relative MAE in each state variable for this case is represented in Figure 4a for  $v_{out}$  and Figure 4b for  $i_L$ . The vertical axis is the relative MAE in logarithmic scale (so 0 means 100% error) and the horizontal axis is Y, the number of fractional bits of  $v_{outFeedback}$ . Y is moved from a maximum of 48 bits (24 of the original  $v_{out}$  in Figure 2 plus the 24 extra bits) down to  $-3$ , when the relative error of the inductor current approaches 100%. The relative error of the output voltage is smaller, but in accordance with the smaller relative change of this state variable, as seen in Figure 3. Regardless, the behavior in both state variables follows the same pattern. This agrees with the fact that the model is a loop in which the error in any point propagates to the rest of the model. The second conclusion is that the error stops decreasing after a certain number of Y bits is used (flat area of each series in the graphs). This reflects the fact that the signal with the highest error is responsible for almost all the error, and a slightly decrease of the error in other signals leads does not produce positive results. However, the left part of each series in the graphs shows that the error decreases as the number of Y bits increases almost linearly. Therefore, the error in that part of each series is mainly caused by the signal, which changes its number of bits,  $v_{outFeedback}$ , while the error in the flat part is mainly caused by another signal. As all other signals except  $v_g$  and  $v_{outFeedback}$  have 24 bits more than theoretically necessary, the signal causing the error in this right part is  $v_g$ . Figure 4 also shows the frontier between both error-dominant parts, which is when Y ( $v_{outFeedback}$ ) = 3. This is also the number of fractional bits of its associated input,  $v_g$ .



**Figure 4.** Relative mean average error (MAE) in each state variable when removing the number of fractional bits of  $v_{outFeedback}$ . Initial conditions are  $v_{out} = 400$  V and  $i_L = 0$  A. (a) MAE in  $v_{out}$ . (b) MAE in  $i_L$ .

The same analysis of the error in the state variables,  $v_{out}$  and  $i_L$ , is done in Figure 5. In this case, the other feedback signal,  $i_{LFeedback}$ , changes its number of fractional bits (Q8.Y) and  $i_R$  is set to Q2.10, so only these two signals can be the cause of the error, since the rest of the signals have 24 bits more than they need. In this case, Y is moved from 41 (17 + 24) down to  $-4$ . The same general conclusions can be extracted, while the frontier between error-dominant parts is around Y ( $i_{LFeedback}$ ) = 0. However, the number of fractional bits in  $i_R$  is 10. This discards the possibility that the necessary number of


fractional bits in each feedback signal must be equal to the number of fractional bits in its associated input. However, when analyzing the number of changing bits in both signals it can be seen that they are very similar in the error frontier:  $X_{mov}(i_{LFeedback}) + Y(i_{LFeedback}) = 2 + 0 = 2$  bits, while  $X_{mov}(i_R) + Y(i_R) = -6 + 10 = 4$  bits.



**Figure 5.** Relative MAE in each state variable when sweeping the number of fractional bits of  $i_{LFeedback}$ . The initial conditions are  $v_{out} = 400$  V and  $i_L = 0$  A. (a) MAE in  $v_{out}$ . (b) MAE in  $i_L$ .

Therefore, the proposed hypothesis is that the total number of moving bits in each pair of feedback values and the associated input must be the same. This also agrees with the results of Figure 4. In this case,  $X_{mov}(v_{outFeedback}) + Y(v_{outFeedback}) = 3 + 3 = 6$  bits in the error frontier, while  $X_{mov}(v_g) + Y(v_g) = 3 + 3 = 6$  bits. However, in order to confirm this hypothesis, additional results are desirable. These are extracted from a similar experiment with other simulation results.


In this second set of simulations, a constant duty cycle with initial conditions  $v_{out} = 0$  V and  $i_L = 0$  A is used. The waveforms of the four signals under study are represented in Figure 6 with these initial conditions, in contrast to Figure 3, which shows the waveforms under other set of initial conditions. However, very different limits are reached in these new simulations, which significantly change  $X_{mov}$ . The new obtained values are  $X_{mov}(v_g) = 3$ ,  $X_{mov}(v_{outFeedback}) = 10$ ,  $X_{mov}(i_R) = 2$ , and  $X_{mov}(i_{LFeedback}) = 7$ .



**Figure 6.** Inputs and feedback signals waveforms with initial conditions  $v_{out} = 0$  V and  $i_L = 0$ .




Again, the first error analysis is carried out by removing  $v_{outFeedback}$ , while  $v_g$  is set to Q9.3. The rest of the signals have 24 additional bits to discard if they are the source of error. Figure 7 shows the relative MAE in both state variables. In this case, the error frontier is  $Y(v_{outFeedback}) = -5$  or  $-3$ , depending on the state variable. Analyzing the total number of changing bits in the error frontier,  $X_{mov}(v_{outFeedback}) + Y(v_{outFeedback}) = 10 + (-5) = 5$  or  $10 + (-3) = 7$  bits, while  $X_{mov}(v_g) + Y(v_g) = 3 + 3 = 6$  bits, so the results are in agreement with the hypothesis.



**Figure 7.** Relative MAE in each state variable when sweeping the number of fractional bits of  $v_{outFeedback}$ . Initial conditions are  $v_{out} = 0$  V and  $i_L = 0$  A. (a) MAE in  $v_{out}$ . (b) MAE in  $i_L$ .

Regarding the other pair of feedback input signals,  $i_{LFeedback}$  and  $i_R$ , an additional consideration must be taken into account. The number of moving bits of  $i_{LFeedback}$  is very different in two parts of the simulation. In the start-up, which lasts for 2 ms (marked in red color in Figure 6),  $X_{mov}(i_{LFeedback}) = 7$ , since the current reaches 127.3 A starting from 0 A. However, after that short abrupt transient phase, the current dramatically decreases and in fact enters the DCM for a long time. Not only is the number of changing bits dramatically decreased, but the possible error is reset to 0 every switching period, since the current is forced to be 0 A. Therefore, the error comparison should be made only during that part of the simulation (first 2 ms) to avoid biased results because of the DCM mode resetting the error of  $i_{LFeedback}$  every switching period.

The error during those starting 2 ms is analyzed in Figure 8. The error frontier is in  $Y(i_{LFeedback}) = 4$ , so  $X_{mov}(i_{LFeedback}) + Y(i_{LFeedback}) = 7 + 4 = 11$  bits, while  $X_{mov}(i_R) + Y(i_R) = 2 + 10 = 12$  bits, which is in good agreement with the hypothesis.



**Figure 8.** Relative MAE in each state variable when sweeping the number of fractional bits of  $i_{LFeedback}$ . Initial conditions are  $v_{out} = 0$  V and  $i_L = 0$  A, time considered is 2 ms. (a) MAE in  $v_{out}$ . (b) MAE in  $i_L$ .

## 5. Discussion and Proposed Design Criteria

The conclusion of the previous results is that the number of moving bits ( $X_{mov} + Y$ ) in a feedback signal must be equal or greater than those in its associated input (see Equation (12)) in order to reach the same level of error. Further additional fractional bits,  $Y$ , in the feedback signal are wasted since the error is then imposed by the input, for which the number of bits is externally set by some hardware restriction (e.g., number of bits in an ADC). However, this criterion of ( $X_{mov} + Y$ ) would be difficult to use because, as has been previously seen,  $X_{mov}$  changes in the same model in different simulation scenarios. The question is how to set a reasonable number of bits for the feedback signals that will be enough for most simulation conditions, without unnecessary waste of resources and without having to know in detail all possible simulation conditions. Since  $X$  (feedback) is directly inherited from the state variable, the only parameter to determine is  $Y$  (feedback).

$$X_{mov}(feedback) + Y(feedback) \geq X_{mov}(input) + Y(input) \quad (12)$$

The proposed solution to set  $Y$  (feedback) is by simultaneously meeting the following three criteria:

- I.  $Y(feedback) \geq Y(input)$
- II.  $X(feedback) + Y(feedback) \geq X(input) + Y(input)$
- III.  $Max\ error(feedback) < 2^{-Y(feedback)}$

In all the cases in which  $X_{mov}(feedback) \geq X_{mov}(input)$ , only with criterion I is Equation (12) met. For the cases in which  $X_{mov}(feedback) < X_{mov}(input)$ , meeting criterion I is not enough to also fulfill Equation (12). However, Equation (12) will be met using criterion II as long as  $[X_{mov}(input) - X_{mov}(feedback)] \leq [X(input) - X(feedback)]$ .

With criteria I and II, the only possibility for not meeting Equation (12) is that  $X_{mov}(feedback) < X_{mov}(input)$  and  $[X_{mov}(input) - X_{mov}(feedback)] > [X(input) - X(feedback)]$ . This limits the possibility to cases in which  $X_{mov}(feedback)$  is quite low (i.e., the feedback signal (and therefore the state variable) has small changes during the simulation. When the changes are small, the error will also be smaller, so this possibility will be self-limited in its impact. For those cases, criterion III sets a natural ceiling for the possible error in that specific signal. This criterion is true for any signal and is a natural part of any fixed-point design. This last criterion assures an acceptable level of error, even when not meeting Equation (12). The error will be caused by the feedback and not the input, but the error will be low anyhow.

## 6. Conclusions

This paper focuses on how to choose the width of feedback signals in HIL models of power converters implemented with a fixed point method. Feedback signals transmit the information of the state variables to the rest of the model. However, this paper shows it is not necessary to send all the fractional bits of the state variables in order to maintain the level of error, with the advantage that fewer bits in the feedback signal will require less resources for implementation. Since the integer bits will be equal to the integer bits of the state variable, this paper focuses on how to choose the fractional bits. While state variables need many fractional bits to accurately calculate their increments, once a new value is calculated it can be sent to the rest of the model with fewer fractional bits. The question is which width is appropriate for each feedback signal.

The results show that the error is imposed by the inputs that are added or subtracted to the feedback signals when the moving bits in a feedback signal exceed the moving bits of its associated input. Since it is difficult to know a priori how many bits will be moving in the inputs during all possible simulation scenarios, the following criteria are proposed. First, the number of fractional bits,  $Y$ , in a feedback signal should be at least equal to the number of fractional bits in its associated input. Second, the total number of bits,  $X + Y$ , in a feedback signal should be at least equal to the total number of bits in its associated input. It must be considered that the inputs are restricted in their number of bits

because they come from ADCs or similar means. Following this methodology, the feedback signals will not be involved in imposing the error of the system, except in cases in which the state variables have small ranges during a simulation, which also means that the error will be even smaller. For those cases, the natural design criterion of any fixed-point signal to choose the fractional bits to limit its error sets a maximum limit to the error.

**Author Contributions:** Conceptualization, M.S.M.-G. and A.d.C.; methodology, M.S.M.-G. and A.d.C.; software, M.S.M.-G. and A.S.; validation, M.S.M.-G., A.d.C., A.S., and J.G.; writing—original draft preparation, M.S.M.-G. and A.d.C.; writing—review and editing, M.S.M.-G., A.d.C., A.S., and J.G.; supervision, A.d.C.

**Funding:** This research received no external funding.

**Conflicts of Interest:** The authors declare no conflict of interest.

## References

1. Ghosh, S.; Giambiasi, N. Modeling and simulation of mixed-signal electronic designs-Enabling analog and discrete subsystems to be represented uniformly within a single framework. *IEEE Circuits Devices Mag.* **2006**, *22*, 47–52. [[CrossRef](#)]
2. Pecheux, F.; Lallement, C.; Vachoux, A. VHDL-AMS and Verilog-AMS as alternative hardware description languages for efficient modeling of multidiscipline systems. *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.* **2005**, *24*, 204–225. [[CrossRef](#)]
3. Óscar, L.; Urriza, I.; Barragan, L.A.; Navarro, D.; Óscar, J.; Burdio, J.M. Real-Time FPGA-Based Hardware-in-the-Loop Simulation Test Bench Applied to Multiple-Output Power Converters. *IEEE Trans. Ind. Appl.* **2011**, *47*, 853–860. [[CrossRef](#)]
4. Liang, T.; Dinavahi, V. Real-Time System-on-Chip Emulation of Electrothermal Models for Power Electronic Devices via Hammerstein Configuration. *IEEE J. Emerg. Sel. Top. Power Electron.* **2018**, *6*, 203–218. [[CrossRef](#)]
5. Karimi, S.; Poure, P.; Saadate, S. An HIL-Based Reconfigurable Platform for Design, Implementation, and Verification of Electrical System Digital Controllers. *IEEE Trans. Ind. Electron.* **2010**, *57*, 1226–1236. [[CrossRef](#)]
6. Liu, C.; Ma, R.; Bai, H.; Li, Z.; Gechter, F.; Gao, F. FPGA-Based Real-Time Simulation of High-Power Electronic System With Nonlinear IGBT Characteristics. *IEEE J. Emerg. Sel. Top. Power Electron.* **2019**, *7*, 41–51. [[CrossRef](#)]
7. Montano, F.; Ould-Bachir, T.; David, J.P. An Evaluation of a High-Level Synthesis Approach to the FPGA-Based Submicrosecond Real-Time Simulation of Power Converters. *IEEE Trans. Ind. Electron.* **2018**, *65*, 636–644. [[CrossRef](#)]
8. Tian, J.; Liu, J.; Shu, J.; Tang, J.; Yang, J. Engineering modelling of wind turbine applied in real-time simulation with hardware-in-loop and optimising control. *IET Power Electron.* **2018**, *11*, 2490–2498. [[CrossRef](#)]
9. Lee, J.; Kang, D.; Lee, J. A Study on the Improved Capacitor Voltage Balancing Method for Modular Multilevel Converter Based on Hardware-In-the-Loop Simulation. *Electronics* **2019**, *8*, 1070. [[CrossRef](#)]
10. Vijay, A.S.; Doolla, S.; Chandorkar, M.C. Real-Time Testing Approaches for Microgrids. *IEEE J. Emerg. Sel. Topics Power Electron.* **2017**, *5*, 1356–1376. [[CrossRef](#)]
11. Rodríguez-Orozco, E.; García-Guerrero, E.E.; Inzunza-Gonzalez, E.; López-Bonilla, R.O.; Flores-Vergara, A.; Cárdenas-Valdez, R.J.; Tlelo-Cuautle, E. FPGA-based Chaotic Cryptosystem by Using Voice Recognition as Access Key. *Electronics* **2018**, *7*, 414. [[CrossRef](#)]
12. Ricci, S.; Meacci, V. Simple Torque Control Method for Hybrid Stepper Motors Implemented in FPGA. *Electronics* **2018**, *7*, 242. [[CrossRef](#)]
13. Sulake, R.N.; Devarasetty Venkata, K.A.; Choppavarapu, B.S. FPGA Implementation of a Three-Level Boost Converter-fed Seven-Level DC-Link Cascade H-Bridge inverter for Photovoltaic Applications. *Electronics* **2018**, *7*, 282. [[CrossRef](#)]
14. Chen, Y.; Dinavahi, V. Digital Hardware Emulation of Universal Machine and Universal Line Models for Real-Time Electromagnetic Transient Simulation. *IEEE Trans. Ind. Electron.* **2012**, *59*, 1300–1309. [[CrossRef](#)]
15. Myaing, A.; Dinavahi, V. FPGA-Based Real-Time Emulation of Power Electronic Systems With Detailed Representation of Device Characteristics. *IEEE Trans. Ind. Electron.* **2011**, *58*, 358–368. [[CrossRef](#)]
16. Matar, M.; Iravani, R. FPGA Implementation of the Power Electronic Converter Model for Real-Time Simulation of Electromagnetic Transients. *IEEE Trans. Power Deliv.* **2010**, *25*, 852–860. [[CrossRef](#)]

17. Parma, G.G.; Dinavahi, V. Real-Time Digital Hardware Simulation of Power Electronics and Drives. *IEEE Trans. Power Deliv.* **2007**, *22*, 1235–1246. [[CrossRef](#)]
18. Sanchez, A.; Todorovich, E.; De Castro, A. Exploring the Limits of Floating-Point Resolution for Hardware-in-the-Loop Implemented with FPGAs. *Electronics* **2018**, *7*, 219. [[CrossRef](#)]
19. Fernández-Álvarez, A.; Portela-García, M.; García-Valderas, M.; López, J.; Sanz, M. HW/SW Co-Simulation System for Enhancing Hardware-in-the-Loop of Power Converter Digital Controllers. *IEEE J. Emerg. Sel. Top. Power Electron.* **2017**, *5*, 1779–1786. [[CrossRef](#)]
20. Sanchez, A.; Castro, A.d.; Garrido, J. A Comparison of Simulation and Hardware-in-the- Loop Alternatives for Digital Control of Power Converters. *IEEE Trans. Ind. Inform.* **2012**, *8*, 491–500. [[CrossRef](#)]
21. Lian, X.; Liu, Z.; Song, Z.; Dai, J.; Zhou, W.; Ji, X. High-Performance FPGA-Based CNN Accelerator With Block-Floating-Point Arithmetic. *IEEE Trans. Larg. Scale Integr. (VLSI) Syst.* **2019**, *27*, 1874–1885. [[CrossRef](#)]
22. Salcic, Z.; Jiaying, C.; Sing Kiong, N. A floating-point FPGA-based self-tuning regulator. *IEEE Trans. Ind. Electron.* **2006**, *53*, 693–704. [[CrossRef](#)]
23. Goñi, O.; Sanchez, A.; Todorovich, E.; Castro, A.d. Resolution Analysis of Switching Converter Models for Hardware-in-the-Loop. *IEEE Trans. Ind. Inform.* **2014**, *10*, 1162–1170. [[CrossRef](#)]
24. Yushkova, M.; Sanchez, A.; de Castro, A.; Martínez-García, S.M. A Comparison of Filtering Approaches Using Low-Speed DACs for Hardware-in-the-Loop Implemented in FPGAs. *Electronics* **2019**, *8*, 1116. [[CrossRef](#)]



© 2019 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<http://creativecommons.org/licenses/by/4.0/>).