Design and FPGA implementation of digit-serial FIR filters
EntityUAM. Departamento de Ingeniería Informática
PublisherInstitute of Electrical and Electronics Engineers
10.1109/ICECS.1998.814860IEEE International Conference on Electronics, Circuits and Systems, 1998. Volumen 2, IEEE, 1998. 191-194.
NotePersonal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. J. Valls, M. Martínez Peiró, T. Sansaloni, and E. Boemo, "Design and FPGA implementation of digit-serial FIR filters", in IEEE International Conference on Electronics, Circuits and Systems, 1998, p. 191 - 194
Rights© 1998 IEEE
In this paper the design of a family of digit-serial 8th-order FIR filters with programmable coefficients is presented. Both input data and coefficient size are 8 bits, but every filter of the family allows the computation with full precision of the intermediate data. The output data is truncated to 8 bits. The design of both, the digit-serial multiple precision multiply-and-accumulate and the digit-serial multiple-to-single precision converter, is detailed. All filters were implemented using an ALTERA FPGA being useful in applications with sample rate range from 5 to 22 MHz
This item appears in the following Collection(s)
Showing items related by title, author, creator and subject.