dc.contributor.author | Parrilla, L. | |
dc.contributor.author | Castillo, E. | |
dc.contributor.author | Meyer-Bäse, U. | |
dc.contributor.author | García, A. | |
dc.contributor.author | González, D. | |
dc.contributor.author | Todorovich, Elías | |
dc.contributor.author | Boemo Svcalvinoni, Eduardo Iván | |
dc.contributor.author | Lloris, A. | |
dc.contributor.other | UAM. Departamento de Tecnología Electrónica y de las Comunicaciones | es_ES |
dc.date.accessioned | 2015-07-07T08:58:53Z | |
dc.date.available | 2015-07-07T08:58:53Z | |
dc.date.issued | 2010-12-01 | |
dc.identifier.citation | Proceedings of SPIE 7703, Independent Component Analyses, Wavelets, Neural Networks, Biosystems, and Nanoengineering VIII, 77030L. Ed. Harold H. Szu and F. Jack Agee, SPIE, 2010 | en_US |
dc.identifier.issn | 0277-786X (print) | en_US |
dc.identifier.issn | 1996-756X (online) | en_US |
dc.identifier.uri | http://hdl.handle.net/10486/667271 | |
dc.description | L. Parrilla, E. Castillo, U. Meyer-Bäse, A. García, D. González, E. Todorovich, E. Boemo, A. Lloris, "Watermarking strategies for IP protection of micro-processor cores", Proceedings of SPIE 7703, Independent Component Analyses, Wavelets, Neural Networks, Biosystems, and Nanoengineering VIII, 77030L (2010). Copyright 2010 Society of Photo‑Optical Instrumentation Engineers. One print or electronic copy may be made for personal use only. Systematic reproduction and distribution, duplication of any material in this paper for a fee or for commercial purposes, or modification of the content of the paper are prohibited. | en_US |
dc.description.abstract | Reuse-based design has emerged as one of the most important methodologies for integrated circuit design, with reusable Intellectual Property (IP) cores enabling the optimization of company resources due to reduced development time and costs. This is of special interest in the Field-Programmable Logic (FPL) domain, which mainly relies on automatic synthesis tools. However, this design methodology has brought to light the intellectual property protection (IPP) of those modules, with most forms of protection in the EDA industry being difficult to translate to this domain. However, IP core watermarking has emerged as a tool for IP core protection. Although watermarks may be inserted at different levels of the design flow, watermarking Hardware Description Language (HDL) descriptions has been proved to be a robust and secure option. In this paper, a new framework for the protection of μP cores is presented. The protection scheme is derived from the IPP@HDL procedure and it has been adapted to the singularities of μP cores, overcoming the problems for the digital signature extraction in such systems. Additionally, the feature of hardware activation has been introduced, allowing the distribution of μP cores in a "demo" mode and a later activation that can be easily performed by the customer executing a simple program. Application examples show that the additional hardware introduced for protection and/or activation has no effect over the performance, and showing an assumable area increase. | en_US |
dc.description.sponsorship | This work was partially funded by project TEC2007-68074-C02-01/MIC (Plan Nacional I+D+I, Spain). CAD tools and
supporting material were provided by Altera Corp. trough University Program agreements. Any opinions, findings, and
conclusions or recommendations expressed in this paper are those of the authors and do not necessarily reflect the views
of the sponsors. | en_US |
dc.format.extent | 10 pág. | es_ES |
dc.format.mimetype | application/pdf | en |
dc.language.iso | eng | en |
dc.publisher | Society of Photo-Optical Instrumentation Engineers | en_US |
dc.relation.ispartof | Proceedings of SPIE - The International Society for Optical Engineering | en_US |
dc.rights | Copyright 2010 Society of Photo-Optical Instrumentation Engineers | en_US |
dc.subject.other | FPGAs | en_US |
dc.subject.other | Hardware Activation | en_US |
dc.subject.other | Intellectual Property Protection | en_US |
dc.subject.other | IP Cores | en_US |
dc.subject.other | Microprocessor | en_US |
dc.title | Watermarking strategies for IP protection of micro-processor cores | en_US |
dc.type | conferenceObject | en |
dc.subject.eciencia | Informática | es_ES |
dc.subject.eciencia | Telecomunicaciones | es_ES |
dc.relation.publisherversion | http://dx.doi.org/10.1117/12.850526 | |
dc.identifier.doi | 10.1117/12.850526 | |
dc.identifier.publicationfirstpage | L-1 | |
dc.identifier.publicationlastpage | L-10 | |
dc.identifier.publicationvolume | 7703 | |
dc.relation.eventdate | April 05, 2010 | en_US |
dc.relation.eventnumber | 8 | |
dc.relation.eventplace | Orlando (United States) | en_US |
dc.relation.eventtitle | VIII Independent Component Analyses, Wavelets, Neural Networks, Biosystems, and Nanoengineering | en_US |
dc.type.version | info:eu-repo/semantics/publishedVersion | en |
dc.contributor.group | Sistemas Digitales (ING EPS-007) | es_ES |
dc.rights.accessRights | openAccess | en |
dc.authorUAM | Boemo Svcalvinoni, Eduardo Iván (259594) | |
dc.authorUAM | Todorovich Stipanovich, Elías (260715) | |
dc.facultadUAM | Escuela Politécnica Superior | |